2025-06-10 15:49:49 +08:00

180 lines
7.6 KiB
HTML

<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
<html>
<!-- This file documents the GNU Assembler "as".
Copyright (C) 1991-2021 Free Software Foundation, Inc.
Permission is granted to copy, distribute and/or modify this document
under the terms of the GNU Free Documentation License, Version 1.3
or any later version published by the Free Software Foundation;
with no Invariant Sections, with no Front-Cover Texts, and with no
Back-Cover Texts. A copy of the license is included in the
section entitled "GNU Free Documentation License".
-->
<!-- Created by GNU Texinfo 5.1, http://www.gnu.org/software/texinfo/ -->
<head>
<title>Using as: RISC-V-Options</title>
<meta name="description" content="Using as: RISC-V-Options">
<meta name="keywords" content="Using as: RISC-V-Options">
<meta name="resource-type" content="document">
<meta name="distribution" content="global">
<meta name="Generator" content="makeinfo">
<meta http-equiv="Content-Type" content="text/html; charset=utf-8">
<link href="index.html#Top" rel="start" title="Top">
<link href="AS-Index.html#AS-Index" rel="index" title="AS Index">
<link href="index.html#SEC_Contents" rel="contents" title="Table of Contents">
<link href="RISC_002dV_002dDependent.html#RISC_002dV_002dDependent" rel="up" title="RISC-V-Dependent">
<link href="RISC_002dV_002dDirectives.html#RISC_002dV_002dDirectives" rel="next" title="RISC-V-Directives">
<link href="RISC_002dV_002dDependent.html#RISC_002dV_002dDependent" rel="previous" title="RISC-V-Dependent">
<style type="text/css">
<!--
a.summary-letter {text-decoration: none}
blockquote.smallquotation {font-size: smaller}
div.display {margin-left: 3.2em}
div.example {margin-left: 3.2em}
div.indentedblock {margin-left: 3.2em}
div.lisp {margin-left: 3.2em}
div.smalldisplay {margin-left: 3.2em}
div.smallexample {margin-left: 3.2em}
div.smallindentedblock {margin-left: 3.2em; font-size: smaller}
div.smalllisp {margin-left: 3.2em}
kbd {font-style:oblique}
pre.display {font-family: inherit}
pre.format {font-family: inherit}
pre.menu-comment {font-family: serif}
pre.menu-preformatted {font-family: serif}
pre.smalldisplay {font-family: inherit; font-size: smaller}
pre.smallexample {font-size: smaller}
pre.smallformat {font-family: inherit; font-size: smaller}
pre.smalllisp {font-size: smaller}
span.nocodebreak {white-space:nowrap}
span.nolinebreak {white-space:nowrap}
span.roman {font-family:serif; font-weight:normal}
span.sansserif {font-family:sans-serif; font-weight:normal}
ul.no-bullet {list-style: none}
-->
</style>
</head>
<body lang="en" bgcolor="#FFFFFF" text="#000000" link="#0000FF" vlink="#800080" alink="#FF0000">
<a name="RISC_002dV_002dOptions"></a>
<div class="header">
<p>
Next: <a href="RISC_002dV_002dDirectives.html#RISC_002dV_002dDirectives" accesskey="n" rel="next">RISC-V-Directives</a>, Up: <a href="RISC_002dV_002dDependent.html#RISC_002dV_002dDependent" accesskey="u" rel="up">RISC-V-Dependent</a> &nbsp; [<a href="index.html#SEC_Contents" title="Table of contents" rel="contents">Contents</a>][<a href="AS-Index.html#AS-Index" title="Index" rel="index">Index</a>]</p>
</div>
<hr>
<a name="RISC_002dV-Options"></a>
<h4 class="subsection">9.38.1 RISC-V Options</h4>
<p>The following table lists all available RISC-V specific options.
</p>
<dl compact="compact">
<dd>
<a name="index-_002dfpic-option_002c-RISC_002dV"></a>
</dd>
<dt><code>-fpic</code></dt>
<dt><code>-fPIC</code></dt>
<dd><p>Generate position-independent code
</p>
<a name="index-_002dfno_002dpic-option_002c-RISC_002dV"></a>
</dd>
<dt><code>-fno-pic</code></dt>
<dd><p>Don&rsquo;t generate position-independent code (default)
</p>
<a name="index-_002dmarch_003dISA-option_002c-RISC_002dV"></a>
</dd>
<dt><code>-march=ISA</code></dt>
<dd><p>Select the base isa, as specified by ISA. For example -march=rv32ima.
If this option and the architecture attributes aren&rsquo;t set, then assembler
will check the default configure setting &ndash;with-arch=ISA.
</p>
<a name="index-_002dmisa_002dspec_003dISAspec-option_002c-RISC_002dV"></a>
</dd>
<dt><code>-misa-spec=ISAspec</code></dt>
<dd><p>Select the default isa spec version. If the version of ISA isn&rsquo;t set
by -march, then assembler helps to set the version according to
the default chosen spec. If this option isn&rsquo;t set, then assembler will
check the default configure setting &ndash;with-isa-spec=ISAspec.
</p>
<a name="index-_002dmpriv_002dspec_003dPRIVspec-option_002c-RISC_002dV"></a>
</dd>
<dt><code>-mpriv-spec=PRIVspec</code></dt>
<dd><p>Select the privileged spec version. We can decide whether the CSR is valid or
not according to the chosen spec. If this option and the privilege attributes
aren&rsquo;t set, then assembler will check the default configure setting
&ndash;with-priv-spec=PRIVspec.
</p>
<a name="index-_002dmabi_003dABI-option_002c-RISC_002dV"></a>
</dd>
<dt><code>-mabi=ABI</code></dt>
<dd><p>Selects the ABI, which is either &quot;ilp32&quot; or &quot;lp64&quot;, optionally followed
by &quot;f&quot;, &quot;d&quot;, or &quot;q&quot; to indicate single-precision, double-precision, or
quad-precision floating-point calling convention, or none to indicate
the soft-float calling convention. Also, &quot;ilp32&quot; can optionally be followed
by &quot;e&quot; to indicate the RVE ABI, which is always soft-float.
</p>
<a name="index-_002dmrelax-option_002c-RISC_002dV"></a>
</dd>
<dt><code>-mrelax</code></dt>
<dd><p>Take advantage of linker relaxations to reduce the number of instructions
required to materialize symbol addresses. (default)
</p>
<a name="index-_002dmno_002drelax-option_002c-RISC_002dV"></a>
</dd>
<dt><code>-mno-relax</code></dt>
<dd><p>Don&rsquo;t do linker relaxations.
</p>
<a name="index-_002dmarch_002dattr-option_002c-RISC_002dV"></a>
</dd>
<dt><code>-march-attr</code></dt>
<dd><p>Generate the default contents for the riscv elf attribute section if the
.attribute directives are not set. This section is used to record the
information that a linker or runtime loader needs to check compatibility.
This information includes ISA string, stack alignment requirement, unaligned
memory accesses, and the major, minor and revision version of privileged
specification.
</p>
<a name="index-_002dmno_002darch_002dattr-option_002c-RISC_002dV"></a>
</dd>
<dt><code>-mno-arch-attr</code></dt>
<dd><p>Don&rsquo;t generate the default riscv elf attribute section if the .attribute
directives are not set.
</p>
<a name="index-_002dmcsr_002dcheck-option_002c-RISC_002dV"></a>
</dd>
<dt><code>-mcsr-check</code></dt>
<dd><p>Enable the CSR checking for the ISA-dependent CRS and the read-only CSR.
The ISA-dependent CSR are only valid when the specific ISA is set. The
read-only CSR can not be written by the CSR instructions.
</p>
<a name="index-_002dmno_002dcsr_002dcheck-option_002c-RISC_002dV"></a>
</dd>
<dt><code>-mno-csr-check</code></dt>
<dd><p>Don&rsquo;t do CSR checking.
</p>
<a name="index-_002dmlittle_002dendian-option_002c-RISC_002dV"></a>
</dd>
<dt><code>-mlittle-endian</code></dt>
<dd><p>Generate code for a little endian machine.
</p>
<a name="index-_002dmbig_002dendian-option_002c-RISC_002dV"></a>
</dd>
<dt><code>-mbig-endian</code></dt>
<dd><p>Generate code for a big endian machine.
</p></dd>
</dl>
<hr>
<div class="header">
<p>
Next: <a href="RISC_002dV_002dDirectives.html#RISC_002dV_002dDirectives" accesskey="n" rel="next">RISC-V-Directives</a>, Up: <a href="RISC_002dV_002dDependent.html#RISC_002dV_002dDependent" accesskey="u" rel="up">RISC-V-Dependent</a> &nbsp; [<a href="index.html#SEC_Contents" title="Table of contents" rel="contents">Contents</a>][<a href="AS-Index.html#AS-Index" title="Index" rel="index">Index</a>]</p>
</div>
</body>
</html>